


FIG. 1







FIG. 2



DELAY/ns			Σ
SS	0.42	1.78	3.45
TT	0.26	1.02	2.00
FF	0.20	0.68	1.36

FIG.3




FIG. 4






FIG. 5

FIG. 6





tr: rise time
tf: fall time

FIG. 7

FIG. 8A

delays, CORNER=2, 01phi>01phi1




FIG. 8B

delays, CORNER=2, 01phi>01phi1




FIG. 8C

delays, CORNER=2, 10phi>10phi1




FIG. 8D

delays, CORNER=2, 10phi>10phi1






FIG. 9








FIG. 11





FIG. 12

FIG. 13A



testckt tree

su / H₁

CORNER

SS

TT

FF

VDD_H=2.75 / 2.25 / 2.25
VDD_L=1.62 / 1.62 / 1.98

2.75 / 2.5 / 2.25
1.62 / 1.8 / 1.98

2.75 / 2.75 / 2.25
1.62 / 1.98 / 1.98

min rise
max rise
min fall
max fall




FIG. 13C




FIG. 13D





FIG. 13E






FIG. 14

FIG. 15





FIG. 16



The diagram illustrates a digital signal processing system for a transmission line interface, divided into a TRANSMIT CLOCK DOMAIN and a RECEIVE CLOCK DOMAIN. The system is connected to TRANSMIT GMII and RECEIVE GMII blocks via an IEEE block.

TRANSMIT CLOCK DOMAIN:

- TRANSMIT PCS** and **TRANSMIT GMII** are connected to the **LINE INTERFACE**.
- The **LINE INTERFACE** outputs a signal to the **PART. RESP. PULSE SHAPE** block.
- The **PART. RESP. PULSE SHAPE** block outputs to a series of **LPBK FIFO** blocks.
- The **LPBK FIFO** blocks output to a **Σ** (sum) block.
- The **Σ** block outputs to a **DESKW** block.
- The **DESKW** block outputs to a **GAIN STAGE** block.
- The **GAIN STAGE** block outputs to an **IPR FILTER** block.
- The **IPR FILTER** block outputs to a **P-S FILTER** block.
- The **P-S FILTER** block outputs to a **P/S MUX** block.
- The **P/S MUX** block outputs to an **A/D FIFO** block.
- The **A/D FIFO** block outputs to an **A/D** block.
- The **A/D** block outputs to an **AUTO-GAIN CONTROL** block.
- The **AUTO-GAIN CONTROL** block outputs to a **PGA** block.
- The **PGA** block outputs to a **FPGA** block.
- The **FPGA** block outputs to a **C** block.
- The **C** block outputs to an **HPF** block.
- The **HPF** block outputs to the **LINE INTERFACE**.

RECEIVE CLOCK DOMAIN:

- The **RECEIVE PCS** and **RECEIVE GMII** are connected to the **LINE INTERFACE**.
- The **LINE INTERFACE** outputs a signal to the **PART. RESP. PULSE SHAPE** block.
- The **PART. RESP. PULSE SHAPE** block outputs to a series of **LPBK FIFO** blocks.
- The **LPBK FIFO** blocks output to a **Σ** (sum) block.
- The **Σ** block outputs to a **DESKW** block.
- The **DESKW** block outputs to a **GAIN STAGE** block.
- The **GAIN STAGE** block outputs to an **IPR FILTER** block.
- The **IPR FILTER** block outputs to a **P-S FILTER** block.
- The **P-S FILTER** block outputs to a **P/S MUX** block.
- The **P/S MUX** block outputs to an **A/D FIFO** block.
- The **A/D FIFO** block outputs to an **A/D** block.
- The **A/D** block outputs to an **AUTO-GAIN CONTROL** block.
- The **AUTO-GAIN CONTROL** block outputs to a **PGA** block.
- The **PGA** block outputs to a **FPGA** block.
- The **FPGA** block outputs to a **C** block.
- The **C** block outputs to an **HPF** block.
- The **HPF** block outputs to the **LINE INTERFACE**.

Other Components:

- 260** and **262** are labels for specific signal paths or data buses.
- 270** is a label for the **DECODE** block.
- 270** is also a label for the **RECEIVE PCS** block.
- 270** is also a label for the **RECEIVE GMII** block.




FIG. 18

